Exhibit R-2, RDT&E Budget Item Justification: PB 2019 Office of the Secretary Of Defense

Appropriation/Budget Activity R-1 Program

0400: Research, Development, Test & Evaluation, Defense-Wide I BA 4:

Advanced Component Development & Prototypes (ACD&P)

R-1 Program Element (Number/Name)

PE 0604294D8Z I Trusted and Assured Microelectronics

Date: February 2018

, tarameta component z croiopini		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	··· /									
COST (\$ in Millions)	Prior			FY 2019	FY 2019	FY 2019					Cost To	Total
COST (\$ III MIIIIOTIS)	Years	FY 2017	FY 2018	Base	oco	Total	FY 2020	FY 2021	FY 2022	FY 2023	Complete	Cost
Total Program Element	0.000	0.000	83.626	233.142	-	233.142	237.209	228.272	239.994	241.626	Continuing	Continuing
645: Verification & Validation (V&V) Capabilities and Standards for Trust	0.000	0.000	41.524	41.773	-	41.773	41.007	35.607	36.382	36.831	Continuing	Continuing
646: New Trust Approach Development	0.000	0.000	42.102	191.369	-	191.369	196.202	192.665	203.612	204.795	Continuing	Continuing

Note

Service Requirements Review Board (SRRB) efficiencies are included.

A. Mission Description and Budget Item Justification

This Program Element (PE) implements, maintains, and updates the DoD's long-term microelectronics strategy and places emphasis on incentivizing and proving new microelectronics technology solutions. FY 2019 funds in the amount of \$2.000 million are being transferred from PE 0603826D8Z for the continuation of Joint Federated Assurance Center (JFAC) hardware and software assurance and integrity analysis activities planned across the Future Years Defense Program (FYDP).

Recognizing that a trusted and assured supply of microelectronics is a U.S. Government (USG)-wide concern, this activity will interface with interagency partners to take into account interagency requirements, opportunities for collaboration, and strategic decisions that can be made to limit the overall cost of these requirements to the USG. Its goal is to eliminate the Department of Defense (DoD)'s reliance on sole source foundries for trusted state-of-the-art (SOTA) microelectronics. It supports activities to ensure critical and sensitive integrated circuits are available to meet the DoD's needs. It refines strategies and management planning activities implementing three integrated, complementary solutions that: (1) protect the Intellectual Property (IP) of microelectronics components; (2) improve capabilities to evaluate and validate the trust and assurance of microelectronic parts and advance standards to incentive the commercial marketplace to recognize hardware assurance as a competitive design standard; and (3) develop and demonstrate alternative approaches to the DoD Trusted Foundry program to assure the microelectronics supply chain in order to enable broader DoD access to commercial SOTA microelectronics technology.

This activity is being led by the Under Secretary of Defense for Research and Engineering. This activity is conducted, in coordination with the JFAC Steering Committee and the Science and Technology (S&T) Advisory Board, by performers, such as the JFAC service providers, Defense Microelectronics Activity (DMEA), the Defense Advanced Research Programs Agency (DARPA), and other DoD and Intelligence Community S&T organizations and laboratories in the area of hardware assurance (HwA) and software assurance (SwA). It is integrating with, and supporting, the functions of the DoD Trusted Foundry Program, the Trusted Supplier accreditation program, JFAC, and related HwA and SwA S&T actions. This activity is also expected to maintain and update the DoD long-term microelectronics strategy based on feedback from the execution of this PE and enable and leverage commercial and academic relationships as necessary to fulfill this mission.

Exhibit R-2, RDT&E Budget Item Justification: PB 2019 Office of the Secretary Of Defense

Date: February 2018

Appropriation/Budget Activity

0400: Research, Development, Test & Evaluation, Defense-Wide I BA 4: Advanced Component Development & Prototypes (ACD&P)

R-1 Program Element (Number/Name)

PE 0604294D8Z I Trusted and Assured Microelectronics

B. Program Change Summary (\$ in Millions)	FY 2017	FY 2018	FY 2019 Base	FY 2019 OCO	FY 2019 Total
Previous President's Budget	0.000	83.626	81.712	-	81.712
Current President's Budget	0.000	83.626	233.142	-	233.142
Total Adjustments	0.000	0.000	151.430	-	151.430
 Congressional General Reductions 	-	-			
 Congressional Directed Reductions 	-	-			
 Congressional Rescissions 	-	-			
 Congressional Adds 	-	-			
 Congressional Directed Transfers 	-	-			
 Reprogrammings 	-	-			
SBIR/STTR Transfer	-	-			
 Realignment of funds 	-	-	2.000	-	2.000
 Other Program Adjustments 	-	-	-0.025	-	-0.025
 Increase for Priority Requirements 	-	-	151.020	-	151.020
Economic Assumption	-	-	-1.565	-	-1.565

Change Summary Explanation

FY 2019 funds in the amount of \$2.000 million are being transferred from PE 0603826D8Z for the continuation of JFAC hardware and software assurance and integrity analysis activities planned across the FYDP. An additional \$151.020 million was added to support the following: secure design environments; electronic data automation (EDA) tools; third-party IP and USG IP development; persistent expertise; prototype development; advanced foundry research and development (R&D) access; state-of-the-practice (SOTP) foundry access; process IP procurement and transition; tool development; enabling integrated circuit manufacturing; and assessment of supply security and protection.

Exhibit R-2A, RDT&E Project Ju	ustification:	PB 2019 C	Office of the	Secretary (Of Defense					Date: Febr	uary 2018		
Appropriation/Budget Activity 0400 / 4					_	am Element 04D8Z / Trus ronics	•	645 / Verifi	(Number/Name) erification & Validation (V&V) lities and Standards for Trust				
COST (\$ in Millions)	Prior Years	FY 2017	FY 2018	FY 2019 Base	FY 2019 OCO	FY 2019 Total	FY 2020	FY 2021	FY 2022	FY 2023	Cost To Complete	Total Cost	
645: Verification & Validation (V&V) Capabilities and Standards for Trust	0.000	0.000	41.524	41.773	-	41.773	41.007	35.607	36.382	36.831	Continuing	Continuing	
Quantity of RDT&E Articles	-	-	-	-	-	-	-	-	-	-			

A. Mission Description and Budget Item Justification

This project improves microelectronics test and verification methodologies in support of verifying the trust and assurance of parts and develops standards and practices to foster commercial development of secure, trusted and assured parts. Verification and test technologies are required to provide direct program support for microelectronics assurance verification when DoD Trusted Foundry Program options are not available. Core technical laboratories and other HwA and SwA capabilities are chartered as a JFAC to provide this support. Out-year demands will require an increase in capacity, which will take the form of additional personnel and/ or equipment to permit scaling of microelectronics assessment capabilities. Challenges have been identified, to include the ability to analyze leading-edge technology nodes (<45 nanometers (nm)), throughput/time required for analysis, ability to analyze third-party IP contained in microelectronic components, and analysis of non-application specific integrated circuit (ASIC) components that are increasingly being used for agility, e.g., Field-Programmable Gate Arrays (FPGAs). This project addresses these gaps in current technical capabilities, in coordination with the JFAC, which prioritizes this investment as required to meet the realized and projected out-year demand for JFAC services. Three capability areas core to microelectronics analysis and verification will be improved:

- Physical verification, i.e., destructive analysis of integrated circuits and printed circuit boards
- Functional analysis, i.e., non-destructive screening/verification of select, critical parts
- $\bullet \ \, \text{Design verification, i.e., verification/assurance of designs, IP, net lists, bitstreams, firmware, etc.}$

These improvements address two primary attributes: (1) technical capability including laboratory equipment, IP, analysis tools, such as imaging software, and highly skilled tradecraft, and (2) the capacity to perform microelectronics assessments.

This project develops and matures assurance mitigations, evaluates the effectiveness of protections of IP in support of integrity, and develops and validates obfuscation and disaggregation technologies. The project will address physical validation tool and capability development, design software validation tool development, counterfeit detection and imaging techniques, and system vulnerability assessments and testbeds.

This project also develops standards and practices in support of assured designs and supply chains and formal relationships with industry to foster commercial development of secure, trusted, and assured parts and for acquisition of USG access to proprietary designs, software, development, and quality assurance processes and test procedures to develop practices that minimize security flaws in designs and facilitate verification. Two capability areas that are core to improved commercial designs will be improved, i.e., assured designs and supply chains.

This project enables JFAC to provide hardware and software assurance and integrity analysis tools, services, best-practices, contract language, and other help to programs that detect, assess, prioritize, and mitigate mission critical vulnerabilities to malicious hardware and software attacks and supply chain exploitation

Exhibit R-2A, RDT&E Project Justification: PB 2019 Office of the Secr	etary Of Defense	Date:	February 2018	3
Appropriation/Budget Activity 0400 / 4	R-1 Program Element (Number/Name) PE 0604294D8Z I Trusted and Assured Microelectronics	Project (Number) 645 / Verification of Capabilities and S	& Validation (V	,
vulnerabilities. Additionally, the JFAC will provide capabilities for progra documentation on rationale for previous mitigation decisions regarding s help mitigate existing and emerging critical threats and vulnerabilities in DoD programs.	oftware, hardware, and firmware.) The collaboratio	n between the JFA0	and program	offices will
B. Accomplishments/Planned Programs (\$ in Millions)		FY 2017	FY 2018	FY 2019
Title: Verification & Validation (V&V) Capabilities and Standards for Trus	t	-	41.524	41.77
Description: The JFAC will: (1) improve its microelectronics test and ve assurance of parts and (2) develop standards/practices to foster commen				
FY 2018 Plans: Verification and test technologies activities will include:				
 Improvements to the core JFAC's (1) technical capability, through the p such as imaging software, and highly skilled tradecraft, and (2) capacity out-year demands will require an increase in capacity supporting weapor additional personnel and/or equipment to permit scaling of assessment of Enhancement of automation and standard processes needed to increase JFAC laboratory tools as well as to facilitate information sharing across the Development of common subject matter expert (SME) training and protection of common subject matter expert (SME) training and protection of the program of the program support in each core laboratory in support of the program support focused on addressing technical gaps. 	to perform microelectronics assessments. FY 2018 in system program engagement, which will take the apabilities. See the throughput of information produced by individue families of tools used for analysis and testing. Occols based on the existing tool base, to include both the microelectronics trust verification and other JF	and form of dual th		
Standards and practices activities will include: • Development of standards and best practices, and relationships with incrusted and assured parts. • Establishment of formal relationships with FPGA vendors and other key • Acquisition of government access to proprietary designs, software, develop recedures to develop design practices that minimize security flaws and • Establishment of government and industry working groups to develop to a Documentation and promulgation of security-enhancing design practices. • Development of industry-wide standards and practices to establish a contrusted hardware/software/firmware at both the component and systems.	r commercial suppliers to improve device and IP second sec	curity.		

Exhibit R-2A, RDT&E Project Justification: PB 2019 Office of	of the Secretary Of Defense		Date: F	ebruary 2018	8
Appropriation/Budget Activity 0400 / 4	R-1 Program Element (Number/Name) PE 0604294D8Z I Trusted and Assured Microelectronics	645 /		Name) Validation (\ tandards for T	
B. Accomplishments/Planned Programs (\$ in Millions)			FY 2017	FY 2018	FY 2019
 Maintain infrastructure services and staff for the JFAC Coord assurance contract language, metrics, the JFAC Ticketing Sys analysis. Incorporate S&T, DARPA/ Intelligence Advanced Research FAcquisition University (DAU) products into the JFAC website. 	stem for SwA tool license distribution, help-desk, and hard pro	blem			
Continuation of FY 2018 verification and test technologies acti Improvements to the core JFAC's (1) technical capability, thre such as imaging software, and highly skilled tradecraft, and (2) out-year demands will require an increase in capacity supporti additional personnel and/or equipment to permit scaling of ass Enhancement of automation and standard processes needed JFAC laboratory tools as well as to facilitate information sharin Development of common SME training and protocols based of developed tools. Funding for additional SME support in each core laboratory in related work. Increased direct program support focused on addressing tect Continue to maintain infrastructure services and staff for the contract language, metrics, the JFAC Ticketing System for Sw. Incorporate S&T, DARPA/IARPA, T&E, and DAU products in Continuation of FY 2018 standards and practices activities incl Development of standards and best practices, and relationsh trusted and assured parts. Establishment of formal relationships with FPGA vendors and Acquisition of USG access to proprietary designs, software, of to develop design practices that minimize security flaws and fa Establishment of USG and industry working groups to develop Documentation and promulgation of security-enhancing design Development of industry-wide standards and practices to est hardware, software, and firmware at both the component and so	ough the procurement of laboratory equipment, IP, analysis to capacity to perform microelectronics assessments. FY 2019 and weapon system program engagement, which will take the dessment capabilities. It to increase the throughput of information produced by individual across the families of tools used for analysis and testing, on the existing tool base, to include both commercial and USO in support of the microelectronics trust verification and other JII thinical gaps and assurance-related findings. JFAC CC, enabling the centralized assurance repository, assed tool license distribution, help-desk, and hard problem analytic to the JFAC website. Illuding: In thinical gaps and assurance commercial development of secured to other key commercial suppliers to improve device and IP sedevelopment, and quality assurance processes and test processes are test procedured to validate the assurance of designs. In thinical gaps and assurance are considered to the processes and test procedured to the procedures to validate the assurance of designs. In thinical gaps and assurance are considered to the procedure and the processes and test procedured to the procedures to validate the assurance of designs. In thinical gaps and assurance are considered to the procedure and the procedure and the procedure are considered to the procedure and the procedure and the procedure are considered to the procedure are considered	e and form of dual G- FAC- urance sis. c, curity.			

Exhibit R-2A, RDT&E Project Justification: PB 2019 Office of	of the Secretary Of Defense	· ·	Date: F	ebruary 2018	3			
Appropriation/Budget Activity 0400 / 4	R-1 Program Element (Number/Name) PE 0604294D8Z I Trusted and Assured Microelectronics	645 <i>l</i>	Verification &	umber/Name) ication & Validation (V&V) s and Standards for Trust				
B. Accomplishments/Planned Programs (\$ in Millions)			FY 2017	FY 2018	FY 2019			
 Development of a common lexicon for secure hardware, softy Security Systems, National Institute of Standards and Technologous Development of supply chain controls for assured chain of custodous Development of security training and education of USG and in supply chain and life-cycle management best practices using a Alignment of DoD Instruction 5200.44 (Protection of Mission (TSN)), and other related policies and guidance, with other USG for Federal Information Systems and Organizations), and industriteria and establishing accepted levels of supplier and part as 	ogy, and the broader USG, industry, and academia. Ity for critical and other microelectronics devices and IP. Industry system security engineers and material managers or greed-upon language, standards, and practices. Critical Functions to Achieve Trusted Systems and Networks G, e.g., NIST 800-161 (Supply Chain Risk Management Practry standards identifying and addressing gaps in definition a	n s ctices						

FY 2018 to FY 2019 Increase/Decrease Statement:

Funds transferred from PE 0603826D8Z in FY 2019 to correctly align funding in support of the mission.

Accomplishments/Planned Programs Subtotals

41.524 41.773

C. Other Program Funding Summary (\$ in Millions)

N/A

Remarks

N/A

D. Acquisition Strategy

NA

E. Performance Metrics

Performance for this project is monitored in the following ways:

- Increases in throughput in current JFAC laboratories, and stand-up of additional capability and capacity as required, so that at least two laboratories will have capability in physical verification, functional analysis, and design verification to increase the DoD's overall microelectronics trust verification and test capacity for analysis of parts.
- Increased Probability of Detection of malicious insertion and/or counterfeit parts.
- Decreased cost to evaluate components.
- Decreased time to evaluate components.

Exhibit R-3,	RDT&E Pro	ject Cost Anal	ysis: PB 2019	Office of the Secretary	y Of Defense
--------------	-----------	----------------	---------------	-------------------------	--------------

R-1 Program Element (Number/Name) Project

0400 / 4

Appropriation/Budget Activity

PE 0604294D8Z I Trusted and Assured Microelectronics

Project (Number/Name)

645 I Verification & Validation (V&V) Capabilities and Standards for Trust

Date: February 2018

Product Developmen	nt (\$ in Mi	illions)		FY 2	2017	FY 2	2018	FY 2 Ba	2019 se	FY 2	2019 CO	FY 2019 Total			
Cost Category Item	Contract Method & Type	Performing Activity & Location	Prior Years	Cost	Award Date	Cost	Award Date	Cost	Award Date	Cost	Award Date	Cost	Cost To	Total Cost	Target Value of Contract
V&V Capabilities and Standards for Trust	MIPR	Various (Air Force, Army, Navy, NSA) : Various	-	-		41.524	Mar 2018	41.773	Mar 2019	-		41.773	Continuing	Continuing	-
		Subtotal	-	-		41.524		41.773		-		41.773	Continuing	Continuing	N/A

Remarks

N/A

_												
												Target
	Prior					FY 2019	FY:	2019	FY 2019	Cost To	Total	Value of
	Years	FY 2	2017	FY 2	2018	Base	0	CO	Total	Complete	Cost	Contract
Project Cost Totals	-	-		41.524		41.773	-		41.773	Continuing	Continuing	N/A

Remarks

NA

propriation/Budget Activity 00 / 4	•					PE (060		D8Z	Z I Tr			n ber i nd As				Project (Number/Name) 645 I Verification & Validation (V&V) Capabilities and Standards for Trust											
		FY 20)17			FY:	2018	018 FY 2019 FY 2						Y 2020 FY 2							FY	2022	2		FY	20	23	
	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	: 3	3 4
V&V Capabilities and Standards for Trust																												
Joint Federated Assurance Center (JFAC) Hardware Assurance (HwA) Technical Working Group Support				I																								
JFAC HwA capability gap analysis																												
JFAC Subject Matter Expert (SME) training																												
JFAC technical capability improvements																												
JFAC assessments																												
JFAC direct program support																												
Microelectronics assurance and supply chain standards and best practices development																												
U.S. Government and industry engagement																												
Intellectual Property (IP) access/acquisition																												
Microelectronics assurance and supply chain training for U.S. Government and industry																												
Microelectronics assurance and supply chain policy and guidance development/update																												
Management/Technical Support																												

Exhibit R-4A, RDT&E Schedule Details: PB 2019 Office of the Secretary Of D)efense		Date: February 2018
'	,	645 / Verifi	umber/Name) ication & Validation (V&V) s and Standards for Trust

Schedule Details

	Sta	art	En	d
Events by Sub Project	Quarter	Year	Quarter	Year
V&V Capabilities and Standards for Trust				
Joint Federated Assurance Center (JFAC) Hardware Assurance (HwA) Technical Working Group Support	1	2018	4	2023
JFAC HwA capability gap analysis	1	2018	4	2023
JFAC Subject Matter Expert (SME) training	1	2018	4	2023
JFAC technical capability improvements	1	2018	4	2023
JFAC assessments	1	2018	4	2023
JFAC direct program support	1	2018	4	2023
Microelectronics assurance and supply chain standards and best practices development	1	2018	4	2023
U.S. Government and industry engagement	1	2018	4	2023
Intellectual Property (IP) access/acquisition	1	2018	4	2023
Microelectronics assurance and supply chain training for U.S. Government and industry	1	2018	4	2023
Microelectronics assurance and supply chain policy and guidance development/update	1	2018	4	2023
Management/Technical Support	1	2018	4	2023

Exhibit R-2A, RDT&E Project J	Exhibit R-2A, RDT&E Project Justification: PB 2019 Office of the Secretary Of Defense												
Appropriation/Budget Activity 0400 / 4		am Elemen 94D8Z / Trus ronics	•	• `	Number/Name) v Trust Approach Development								
COST (\$ in Millions)	Prior Years	FY 2017	FY 2018	FY 2019 Base	FY 2019 OCO	FY 2019 Total	FY 2020	FY 2022	FY 2023	Cost To Complete	Total Cost		
646: New Trust Approach Development	0.000	0.000	42.102	191.369	-	191.369	196.202	192.665	203.612	204.795	Continuing	Continuing	
Quantity of RDT&E Articles	-	-	-	-	-	-	-	-	-	-			

A. Mission Description and Budget Item Justification

This project funds a program of research to develop the next generation, technology-driven approach to microelectronics trust and assurance, to include state-of-the-art (SOTA) microelectronics, to ensure continued access to SOTA microelectronic technologies while maintaining the required level of assurance in all environments. DoD's ability to access commercial technology for its custom, secure, trusted and assured needs is diminishing as SOTA suppliers become fewer and more focused on serving the global commercial market. DoD's technology needs are broad, and relying on a single source supplier is not feasible. Alternative, advanced manufacturing methods, technologies, and design tools are needed to produce secure, trusted and assured SOTA parts from commercial sources and to preserve access to these advanced nodes while protecting DoD and Defense Industrial Base IP from exploitation. It is also intended to dramatically improve the capabilities of the JFAC with regard to verification and validation of SOTA microelectronics assurance.

This program of research will develop innovative design, manufacturing, imaging, tagging, and control and assessment approaches for protecting DoD's microelectronics supply chain and IP, including alternatives for trusted and assured strategic radiation-hardened electronics in advanced technology nodes for next-generation strategic systems, obfuscation and disaggregation technology development, and other assurance mitigations. It will develop advanced imaging technologies and forensics, Design for Assurance techniques, active hardware assurance controls, electronic component markers, and a data and analysis capability to enable auditing and independent verification and validation of commercial designs. It also develops, demonstrates, and implements concepts for the cost-effective production of custom microelectronics in low volumes and protection of sensitive IP from exploitation.

Assurance technologies that can be applied in a broad range of trusted and commercial environments can mitigate the risk associated with sole-source suppliers and increase the Government's ability to leverage commercial capabilities. The suite of developed technologies, e.g., alternative manufacturing methods and design tools, will enable DoD to obfuscate the purpose of sensitive devices, verify their origin and function, and protect sensitive IP from exploitation even while using the global supply chain for most hardware. In cases where the risk involved precludes that level of commercial collaboration, low-volume manufacturing technologies developed under this project would permit DoD to more cheaply produce low volumes of sensitive microelectronics in trusted environments. The project would also support using a repository of vetted third-party IP and EDA tools to expedite circuit design and transition promising technologies to use.

This project has received additional funding starting in FY 2019 to support microelectronics innovation efforts in the following focus areas: capture and secure microelectronics R&D; new microelectronics development, demonstration, and capability insertion; radiation hardening by process (RHBP) and radiation hardening by design (RHBD); and radio frequency (RF) and opto-electronics.

B. Accomplishments/Planned Programs (\$ in Millions)	FY 2017	FY 2018	FY 2019
Title: New Trust Approach Development	_	42.102	191.369

Exhibit R-2A, RDT&E Project Justification: PB 2019 Office	of the Secretary Of Defense		Date: F	ebruary 2018	3			
Appropriation/Budget Activity 0400 / 4			lumber/Name) Trust Approach Developmei					
B. Accomplishments/Planned Programs (\$ in Millions)			FY 2017	FY 2018	FY 2019			
	e assurance technologies and techniques through efforts that ments (BAAs) and other efforts to coordinate research programs							
In addition, the JFAC will initiate the conduct of identified acquiring the research programs across government R&D organization	uisition program pilots and technology demonstrations in coord ns, academia and industry.	ination						
FY 2018 Plans: This project will initiate and support at least one R&D activity • Design-For-Trust techniques • IP protection • Low-volume SOTA manufacturing • Electronic component markers • Imaging technologies and forensics • Computing infrastructure and processing methods.	in each of the following technical focus areas:							
	enabling trusted (1) design, (2) access, (3) component integrity nent of these technologies, followed by transition of these capa 294D8Z.							
	o identify potential transition issues and aid in transition throug a focus on evaluations of prototypes, test articles, and beta ve ionally-realistic scenarios.							
FY 2019 Plans: This project will use the augmented funding in FY19 to initiate areas:	e and support R&D activities in each of the following technical f	ocus						
new COTS programmable devices that address USG needs to do so.	pability insertion including supporting public/private co-development by industry when it is the most cost-e	ffective						
 RHBP and RHBD including supporting secure design of RH articles for evaluation and qualification. 	BD IP in all major domestic foundries and fabrication of SOTA	test						

Exhibit R-2A, RDT&E Project Justification: PB 2019 Office of the	Date:	8		
Appropriation/Budget Activity 0400 / 4	R-1 Program Element (Number/Name) PE 0604294D8Z / Trusted and Assured Microelectronics	Project (Number/ 646 / New Trust A	,	elopment
P. Accomplishments/Planned Brograms (\$ in Millions)		EV 2047	EV 2049	EV 2040

B. Accomplishments/Planned Programs (\$ in Millions)	FY 2017	FY 2018	FY 2019
• RF and opto-electronics including supporting secure design of IP and access to SOTP government and commercial facilities for RF and optical devices.			
Primary efforts will include reducing-to-practice technologies enabling assured (1) design, (2) access, (3) component integrity and (4) IP protection.			
This project will engage early on with potential stakeholders to identify potential transition issues and aid in transition through joint collaboration between research teams and stakeholders with a focus on evaluations of prototypes, test articles and beta versions of tools, IP, techniques, methods, etc. and their use in operationally-realistic scenarios.			
Primary activities in FY 2019 will continue the development of these technologies, followed by transition of these capabilities to new programs in the fiscal years that follow under PE 0605294D8Z.			
FY 2018 to FY 2019 Increase/Decrease Statement: FY 2019 increase supports additional efforts in this USG priority area.			
Accomplishments/Planned Programs Subtotals	-	42.102	191.369

C. Other Program Funding Summary (\$ in Millions)

N/A

Remarks

N/A

D. Acquisition Strategy

N/A

E. Performance Metrics

Performance for this project is monitored in the following ways:

- Enhanced capability in physical verification, functional analysis, and design verification.
- Increased Probability of Detection of malicious insertion and/or counterfeit parts.
- Expanded access to leading SOTA technology and enhanced availability of essential SOTP design and fabrication capabilities.
- Successful transition demonstrations from commercial technology to modernized military applications, e.g., such as strategic radiation-hardened and RF-optical microelectronics.
- Effectiveness of developed technologies, as measured by:

Exhibit R-2A, RDT&E Project Justification: PB 2019 Office of the Secretar	y Of Defense		Date: February 2018
Appropriation/Budget Activity	R-1 Program Element (Number/Name)	Project (N	umber/Name)
0400 / 4	PE 0604294D8Z I Trusted and Assured	646 / New	Trust Approach Development
	Microelectronics		

- The speed and reliability of new validation and verification techniques in identifying known microelectronics issues (e.g., tampering) in laboratory and non-laboratory situations.
- Successful demonstration of advanced, alternative manufacturing techniques, such as disaggregated manufacturing.
- Resilience of microelectronics protected by new trust approach technologies in red teaming exercises.
- Adoption of next-generation commercial technologies, as measured by:
- The number of DoD and other USG programs employing assured access to SOTP and SOTA technologies, design approaches, and best practices developed in cooperation with commercial partners.
- The volume and criticality of components employing these technologies, design approaches, or best practices.
- Promulgation in DoD guidance and program protection plans.
- Commercial partnerships established for, or enhanced by, the development and manufacture of DoD microelectronics using next-generation assurance technologies.

Exhibit R-3, RDT&E Project Cost Analysis: PB 2019 Office of the Secretary Of Defense Date: February 2018								
Appropriation/Budget Activity	R-1 Program Element (Number/Name)	Project (Number/Name)						
0400 / 4	PE 0604294D8Z I Trusted and Assured	646 I New Trust Approach Development						
	Microelectronics							

Product Developme	ent (\$ in M	illions)		FY 2	2017	FY 2	2018	FY 2 Ba	2019 ise		2019 CO	FY 2019 Total			
Cost Category Item	Contract Method & Type	Performing Activity & Location	Prior Years	Cost	Award Date	Cost	Award Date	Cost	Award Date	Cost	Award Date	Cost	Cost To	Total Cost	Target Value of Contract
New Trust Approach Development	MIPR	Various (DARPA, Air Force, Army, Navy, NSA) : Various	-	-		42.102	Mar 2018	191.369	Mar 2019	-		191.369	Continuing	Continuing	-
		Subtotal	-	-		42.102		191.369		-		191.369	Continuing	Continuing	N/A
			Prior Years	FY:	2017	FY 2	2018	FY 2 Ba	2019 ase		2019 CO	FY 2019 Total	Cost To	Total Cost	Target Value of Contract

42.102

191.369

Remarks

NA

Project Cost Totals

191.369 Continuing Continuing

N/A

xhibit R-4, RDT&E Schedule Profile: PB 2019 O	ffice	of t	he S	Sec	reta	ry C	Of D	efe	nse														D	ate	: Fe	brua	ary 2	2018		
Appropriation/Budget Activity 0400 / 4								R-1 Program Element (Number/Name) PE 0604294D8Z I Trusted and Assured Microelectronics																			en			
	l	Y 2	2017	,		F١	Y 20	18			FY 2	2019	9		FY	202	0		FY	202	21		F	Y 2	022			FY 2	023	—
	1	2	3	4	1	2	2 :	3	4	1	2	3	4	1	2	3	4	1	2	3		4	1	2	3	4	1	2	3	4
New Trust Approach Development					•										•															
Third Party Intellectual Property (IP) and EDA tool repository development																														
JFAC technical capability improvement development																														
Microelectronics assurance and supply chain technology maturation																														
Government and industry engagement																														
Microelectronics assurance and supply chain policy and guidance development/update																														
Management/Technical Support																														

Exhibit R-4A, RDT&E Schedule Details: PB 2019 Office of the Secretary Of D		Date: February 2018	
1	,	• `	umber/Name) Trust Approach Development

Schedule Details

	St	art	E	nd
Events by Sub Project	Quarter	Year	Quarter	Year
New Trust Approach Development				
Third Party Intellectual Property (IP) and EDA tool repository development	1	2018	4	2023
JFAC technical capability improvement development	1	2018	4	2023
Microelectronics assurance and supply chain technology maturation	1	2018	4	2023
Government and industry engagement	1	2018	4	2023
Microelectronics assurance and supply chain policy and guidance development/update	1	2018	4	2023
Management/Technical Support	1	2018	4	2023